

Duration: 3hrs

[Max Marks: 80]

- N.B.:** (1) Question No 1 is Compulsory.
 (2) Attempt any three questions out of the remaining five.
 (3) All questions carry equal marks.
 (4) Assume suitable data, if required and state it clearly.

- 1 Attempt any FOUR [20]**
- 1-bit Full adder
 - Explain the working of floating gate transistor in Flash memory.
 - For enhancement type NMOS transistor threshold voltage $V_T=0.6V$, $\mu_n C_{ox} = 30 \mu A/V^2$, $W = 20\mu m$, $L = 10 \mu m$. Calculate I_D if for $V_{GS} = 1.8$, $V_{DS} = 1.8V$
 - Explain clock generation in VLSI design.
 - Draw HLSM of serial FIR filter.
- 2 a Consider a CMOS inverter with following parameters: [10]**
- | | | | |
|------|-------------------|-------------------------------|---------------|
| nMOS | $V_{TN} = 0.6 V$ | $\mu_n C_{ox} = 60 \mu A/V^2$ | $(W/L)_n = 4$ |
| pMOS | $V_{TP} = -0.7 V$ | $\mu_p C_{ox} = 25 \mu A/V^2$ | $(W/L)_p = 8$ |
- Calculate the V_{IL} and V_{TH} . The power supply voltage is $V_{DD} = 3.0 V$.
- Explain nWell fabrication process with neat diagrams. [10]
- 3 a Realize D flip flop using TG logic and draw its layout. [10]**
- Explain 3T DRAM with its read and write operation. [10]
- 4 a Realize the expression $Y=XNOR$ using the following logic style. [10]**
- CMOS logic
 - Pseudo NMOS
 - Dynamic Logic
 - Domino Logic
- b Implement the following [10]**
- 4X4 Array multiplier
 - 4-bit carry skip adder
- 5 a Implement the following [10]**
- 4 bit carry lookahead adder carry using CMOS logic.
 - 4-bit barrel shifter.

- b Draw 4 *4 bit NOR based array to store the following data in respective memory [10] locations.

Memory address	Data
1000	0101
0100	1101
0010	0010
0001	1011

- 6 a Design a 'Parallel FIR filter' using the RTL design process. Draw HLSM,FSM, [10] interface and Datapath
- b Realize the expression $Y = A + BC + F$ using CMOS logic. Find equivalent CMOS [10] inverter for simultaneously switching of all input.

Assume $(\frac{W}{L})_p = 15, (\frac{W}{L})_n = 10$
